1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
|
dnl AMD64 mpn_addmul_1 and mpn_submul_1 optimised for AMD bt1/bt2.
dnl Copyright 2003-2005, 2007, 2008, 2011, 2012, 2018-2019 Free Software
dnl Foundation, Inc.
dnl This file is part of the GNU MP Library.
dnl
dnl The GNU MP Library is free software; you can redistribute it and/or modify
dnl it under the terms of either:
dnl
dnl * the GNU Lesser General Public License as published by the Free
dnl Software Foundation; either version 3 of the License, or (at your
dnl option) any later version.
dnl
dnl or
dnl
dnl * the GNU General Public License as published by the Free Software
dnl Foundation; either version 2 of the License, or (at your option) any
dnl later version.
dnl
dnl or both in parallel, as here.
dnl
dnl The GNU MP Library is distributed in the hope that it will be useful, but
dnl WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
dnl or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
dnl for more details.
dnl
dnl You should have received copies of the GNU General Public License and the
dnl GNU Lesser General Public License along with the GNU MP Library. If not,
dnl see https://www.gnu.org/licenses/.
include(`../config.m4')
C cycles/limb
C AMD K8,K9 4.52 old measurement
C AMD K10 4.51 old measurement
C AMD bd1 4.66 old measurement
C AMD bd2 4.57 old measurement
C AMD bd3 ?
C AMD bd4 ?
C AMD zen ?
C AMD bt1 5.04
C AMD bt2 5.07
C Intel P4 16.8 18.6 old measurement
C Intel PNR 5.59 old measurement
C Intel NHM 5.39 old measurement
C Intel SBR 3.93 old measurement
C Intel IBR 3.59 old measurement
C Intel HWL 3.61 old measurement
C Intel BWL 2.76 old measurement
C Intel SKL 2.77 old measurement
C Intel atom 23 old measurement
C Intel SLM 8 old measurement
C Intel GLM ?
C VIA nano 5.63 old measurement
C The ALIGNment here might look completely ad-hoc. They are not.
ABI_SUPPORT(DOS64)
ABI_SUPPORT(STD64)
ifdef(`OPERATION_addmul_1',`
define(`ADDSUB', `add')
define(`func', `mpn_addmul_1')
')
ifdef(`OPERATION_submul_1',`
define(`ADDSUB', `sub')
define(`func', `mpn_submul_1')
')
MULFUNC_PROLOGUE(mpn_addmul_1 mpn_submul_1)
C Standard parameters
define(`rp', `%rdi')
define(`up', `%rsi')
define(`n_param', `%rdx')
define(`v0', `%rcx')
C Standard allocations
define(`n', `%rbx')
define(`w0', `%r8')
define(`w1', `%r9')
define(`w2', `%r10')
define(`w3', `%r11')
C DOS64 parameters
IFDOS(` define(`rp', `%rcx') ') dnl
IFDOS(` define(`up', `%rsi') ') dnl
IFDOS(` define(`n_param', `%r8') ') dnl
IFDOS(` define(`v0', `%r9') ') dnl
C DOS64 allocations
IFDOS(` define(`n', `%rbx') ') dnl
IFDOS(` define(`w0', `%r8') ') dnl
IFDOS(` define(`w1', `%rdi') ') dnl
IFDOS(` define(`w2', `%r10') ') dnl
IFDOS(` define(`w3', `%r11') ') dnl
ASM_START()
TEXT
ALIGN(64)
PROLOGUE(func)
IFDOS(` push %rsi ')
IFDOS(` push %rdi ')
IFDOS(` mov %rdx, %rsi ')
push %rbx
mov (up), %rax
lea (rp,n_param,8), rp
lea (up,n_param,8), up
mov n_param, n
test $1, R8(n_param)
jne L(bx1)
L(bx0): mul v0
neg n
mov %rax, w0
mov %rdx, w1
test $2, R8(n)
jne L(L2)
L(b00): add $2, n
jmp L(L0)
ALIGN(16)
L(bx1): mul v0
test $2, R8(n)
je L(b01)
L(b11): mov %rax, w2
mov %rdx, w3
neg n
inc n
jmp L(L3)
ALIGN(16)
L(b01): sub $3, n
jc L(n1)
mov %rax, w2
mov %rdx, w3
neg n
ALIGN(16)
L(top): mov -16(up,n,8), %rax
mul v0
mov %rax, w0
mov %rdx, w1
ADDSUB w2, -24(rp,n,8)
adc w3, w0
adc $0, w1
L(L0): mov -8(up,n,8), %rax
mul v0
mov %rax, w2
mov %rdx, w3
ADDSUB w0, -16(rp,n,8)
adc w1, w2
adc $0, w3
L(L3): mov (up,n,8), %rax
mul v0
mov %rax, w0
mov %rdx, w1
ADDSUB w2, -8(rp,n,8)
adc w3, w0
adc $0, w1
L(L2): mov 8(up,n,8), %rax
mul v0
mov %rax, w2
mov %rdx, w3
ADDSUB w0, (rp,n,8)
adc w1, w2
adc $0, w3
add $4, n
js L(top)
L(end): xor R32(%rax), R32(%rax)
ADDSUB w2, -8(rp)
adc w3, %rax
pop %rbx
IFDOS(` pop %rdi ')
IFDOS(` pop %rsi ')
ret
ALIGN(32)
L(n1): ADDSUB %rax, -8(rp)
mov $0, R32(%rax)
adc %rdx, %rax
pop %rbx
IFDOS(` pop %rdi ')
IFDOS(` pop %rsi ')
ret
EPILOGUE()
|
